

Department of Mathematics and Computer Science





Multilevel Scheduling in Action

for Data Analysis Pipelines with DAPHNE

Florina M. Ciorba Department of Mathematics and Computer Science University of Basel ITU Resource-Aware Data Science Day, February 13, 2023

Joint work with Ahmed Eleliemy



This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement number 957407.



- Multilevel Scheduling
- DAPHNE
- Results
- Next Steps



- Multilevel Scheduling
- DAPHNE
- Results
- Next Steps

Multilevel Parallelism

Multiscale Modeling

Macroscopic Scale

Space: $O(mm^3 \rightarrow km^3)$

Time: O(s→h)

Mesoscopic Scale

Space: $O(0.1 \rightarrow 10 \text{ mm}^3)$

Microscopic Scale

Space: O(0.1→15µm³)

Time: O(ns)

Atomistic Scale

Space: O(1→300nm³)

Time: O(0→1ps)

Electronic Scale Space: $O(2 \rightarrow 10 \text{ Å}^3)$

Time: $O(0 \rightarrow 1 \text{ fs})$

Time: O(ms)

Multilevel Hardware Parallelism

 Global Distributed

 Systems

 HwParallelism
 O(10² · 10³) sites

 Time
 O(m-days)

Local Parallel Systems HwParallelism O(3-10) partitions Time O(ms-days)

Local Partitions

 Partition Type
 CPUs
 GPUs
 Other coprocs

 HwParallelism
 0(10⁶) nodes
 0(10⁶) nodes
 0(10⁶) nodes

 Rpeak
 0(1) EFLOP/s
 0(10⁻¹) EFLOP/s
 0(10⁻¹) EFLOP/s

Nodes / Cards

 Node Type
 CPUs
 GPUs
 Other coprocs

 HwParallelism
 0(10) sockets
 0(10) cards
 0(10) cards

 Rpeak
 0(10⁴)
 GFLOP/s
 0(10⁴)
 GFLOP/s

Chips / Sockets

 Core Type
 CPUs
 GPUs
 Other coprocs

 HwParallelism
 0(10²) cores
 0(10²-10⁴) cores
 0(10²-10⁴) cores

 Rpeak
 0(10²) TFLOP/s
 0(10²) TFLOP/s
 0(10²) TFLOP/s

Cores

 Vector Type
 CPUs
 GPUs
 Other coprocs

 HwParallelism
 0(4-8) vect. units
 0(10⁴) vect. units
 0(10⁴) vect. units

 Rpeak
 0(10⁹) instr/s
 0(10⁴) instr/s
 0(10⁴) instr/s

Vectors

 Vector Type
 CPUs
 GPUs
 Other coprocs

 HwParallelism
 0(24) data items
 0(16-256) data items
 0(16-256) data items

 Rpeak
 0(24) instr./s
 0(16-256) instr./s
 0(16-256) instr./s
 0(16-256) instr./s

Pipelines Single Threaded Multithreaded HwParallelism 0(10) instructions Rpeak 0(10) instructions/ns 0(100) instructions/ns

Instructions
HwParallelism O(5) instructions
Rpeak O(5) instructions/ns

Multilevel Software Parallelism

Global Distributed Batches (Batch level parallelism) SwParallelism 0(10²) local batches

Local Parallel Batches (Batch level parallelism) SwParallelism O(10⁶-10⁷) jobs (epartition types × #partitions × #node types × #nodes)

Jobs (Job level parallelism) SwParallelism 0(10⁶) processes (#nodes × #sockets/node × #CPU cores/socket)

> Processes (Process level parallelism)

 Thread Type
 CPU
 GPU
 Other coproc

 SwParallelism
 0(10⁵) threads
 0(10³-10⁴) threads
 0(10³-10⁴) threads

Threads (Thread level parallelism)

 Instr. Type
 CPUs
 GPUs
 Other coprocs

 SwParallelism
 0(4-8) vect. instr.
 0(10⁴) vect. instr.
 0(10⁴) vect. instr.

Vectorizable Instructions (Instruction level parallelism)

SwParallelism O(5) instructions

Scalar Instructions (Instruction level parallelism) SwParallelism 0(5) instructions Performance requires complex interplay of Massive Multilevel Heterogeneous Hardware and Software Parallelism

How to use it all to solve the world's most challenging problems?



4

Multilevel Parallelism



DAPHNE

Multilevel Scheduling





Interference Between Batch and Application Level Scheduling



DAPHNE

Multilevel Scheduling (MLS) to Reduce Idleness





A. Eleliemy and F. M. Ciorba. "A Resourceful Coordination Approach for Multilevel Scheduling". International Conference on High Performance Computing & Simulation (HPCS 2020)

Interference Between Application Process and Thread Level Scheduling





Multilevel Scheduling (MLS) to Reduce Waiting



• Workers help out master by separating work partitioning and work assignment

- Workers (threads or processes) self-partition work (K_i), then self-assign it (ith chunk)
- Implementation: atomic operations (threads) or RMA get-put operations (processes)
- Master ensures atomic updates on "i" (threads) or maintains RMA window (processes)





• Multilevel Scheduling

• DAPHNE

- Results
- Next Steps

Data Analysis Pipelines





- **Pipelines**: data management, query processing, high performance computing, complex simulations, training and scoring for multiple machine learning models
- Integration: increasingly common, sharing compilation, runtime techniques, and converging cluster hardware

DAPHNE: An <u>Open</u> and <u>Extensible</u> System Infrastructure for Integrated Data Analysis Pipelines





P. Damme et al. DAPHNE: An Open and Extensible System Infrastructure for Integrated Data Analysis Pipelines. CIDR '22. Open Access here. https://github.com/daphne-eu/daphne 13



DaphneSched

Work Granularity partitioning Work in Runtime System Queues assignment in Runtime System Separation of Victim responsibilities by Compiler Ordering Design Principle selection Related by Runtime System Related Timing Resource Design Principle relinguishing to Runtime System Coordination Nonadaptive by Runtime System Algorithm Collocation **DaphneSched** Adaptive Partitioning Chunk Schemes Selection parameter Coverage Work Design Principle Self-Queues Single scheduling core, CPU, New work device, node partitioning Work-Multiple stealing Interface Victim Design Principle Modify work partitioning selection Extensibility Scheduling options

Scheme

Work steal ratio

Four Design Principles

First two incubate multilevel scheduling of threads, processes, pipelines across cores, sockets, devices, nodes

> Last two driven by the DAPHNE philosophy

A. Eleliemy and F. M. Ciorba. "DaphneSched: Scheduler for Integrated Data Analysis Pipelines". In preparation, 2023.

Separation of Responsibilities (à la MLS)





task = operators on data (smallest work unit)

Coordination (à la MLS)





Reduce idleness via

Resource relinquishing DaphneSched relinquishes resources no longer needed by IDA pipeline 1 to DAPHNE RT

followed by

Collocation

DAPHNE RT collocates IDA pipeline 2 on resources just relinquished by DaphneSched from IDA Pipeline 1

Wide Range Coverage (à la DAPHNE)





* Work partitioning uses the chunk calculation formulae of the various Dynamic Loop Self-Scheduling schemes

Wide Range Coverage (à la DAPHNE)





* Self-scheduling as a principle for work self-assignment.

(Not to be confused with the self-scheduling method that partitions and self-assigns work).

Easily Extensible (à la DAPHNE)

- DaphneSched open and easily extensible via
 - New work partitioning schemes, e.g., MYTECH
 - enum SelfSchedulingScheme
 - uint64_t getNextChunk()
 - opt<SelfSchedulingScheme> taskPartitioningScheme
 - Customize existing **work assignment** schemes (mainly work-stealing)
 - Victim selection: --SEQ, --SEQPRI, --RANDOM, --RANDOMPRI
 - Work stealing ratio: --SS, --GSS, --TSS, --FAC2, --TFSS, --FISS, --VISS, --PLS, --MSTATIC, --MFSC, --PSS, --**MYTECH**



New work partitioning via changes to three functions

Custom work assignment via two knobs

https://github.com/daphne-eu/daphne/blob/main/doc/SchedulingOptions.md



- Multilevel Scheduling
- DAPHNE
- Results
- Next Steps

DaphneSched of a Data Analysis Pipeline

Connected Components Algorithm (Self-scheduling) 15 WorkerCPU TaskQueue WorkerCPU ~ 16% improvement 14 WorkerCPU Default WorkerCPU ~ 9% improvement 13 Naive Parallel 12 Execution Best Time ____ ___ ~10.4s 11 (seconds) 10 9⊥ STATIC MSTATIC رجي NISS MISC FACZ 1455 415⁵ 25 Problem size: 403'394 * 50 vertices 5 255 Processor type: Intel Xeon E5-2640, 64 GB RAM, 2.4 GHz CPU Work Partitioning Scheme Hardware parallelism: 2 CPUs x 10 cores Software parallelism: 20 threads (no hyperthreading) 21

Centralized Work Queue

DAPHNE

DaphneSched of a Data Analysis Pipeline

Connected Components Algorithm



Problem size: 403'394 * 50 vertices Processor type: Intel Xeon E5-2640, 64 GB RAM, 2.4 GHz CPU Hardware parallelism: 2 CPUs x 10 cores Software parallelism: 20 threads (no hyperthreading)

DAPHNE

Multiple Work Queues

(per CPU socket)



- Multilevel Scheduling
- DAPHNE
- Results
- Next Steps







Multilevel Scheduling is key for exploiting massive, multilevel, heterogeneous parallelism

Separation of responsibilities and Coordination reduce synchronization overhead and resource idleness

Takeaways

DaphneSched incubates MLS and offers wide-range Coverage and easy Extensibility

DAPHNE integrates data analysis pipelines, increasing their performance

and user productivity



Department of Mathematics and Computer Science





Multilevel Scheduling in Action

for Data Analysis Pipelines with DAPHNE

Florina M. Ciorba Department of Mathematics and Computer Science University of Basel ITU Resource-Aware Data Science Day, February 13, 2023

Joint work with Ahmed Eleliemy



This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement number 957407.